



श्री माता वैष्णो देवी विश्वविद्यालय

SHRI MATA VAISHNO DEVI UNIVERSITY

Revised result of 17BEC045 Risheesh Bhat of B. Tech (Electronics & Communication Engineering) Batch 2017 2nd Semester upto 5th semester and subsequent declaration of his earlier withheld result from 6th semester to 9th semester

Date: _____

Entry no	Student Name	Sem	CGPA	SGPA	Credits Earned	Backlogs
17BEC045	RISHEESH BHAT	9	6.43	7.04	153	* ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1)
17BEC045	RISHEESH BHAT	8	6.32	7.37	130	* ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1) * PCL 2042 Introduction to Logic(3)
17BEC045	RISHEESH BHAT	7	5.98	6.53	99	* ECL 1022 Network Analysis & Synthesis(4) * ECL 2040 Electromagnetic Field Theory(4) * ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1) * MTL 1026 Engineering Mathematics-II(3) * PCL 2042 Introduction to Logic(3)
17BEC045	RISHEESH BHAT	6	5.32	5.11	63	* ECL 1022 Network Analysis & Synthesis(4) * ECL 2040 Electromagnetic Field Theory(4) * ECL 2070 Digital Electronics(4) * ECL 2151 Analog Communication Engineering(4) * ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1)* MTL 1026 Engineering Mathematics-II(3) * PCN 1010 NSS(0)
17BEC045	RISHEESH BHAT	5	5.47	1.45	36	* ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECL 2040 Electromagnetic Field Theory(4) * ECL 2070 Digital Electronics(4) * ECL 2151 Analog Communication Engineering(4) * ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1) * MTL 1026 Engineering Mathematics-II(3) * PCL 2042 Introduction to Logic(3) * PCN 1010 NSS(0)
17BEC045	RISHEESH BHAT	4.5	5.32	3	31	* ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1) * MTL 1026 Engineering Mathematics-II(3) * PCN 1010 NSS(0)

Sd/-

Sd/-

Sd/-

Sd/-

J. A / S. O (Exam)

AR (Exam)

Faculty Coordinator

Faculty I/c Exam



श्री माता वैष्णो देवी विश्वविद्यालय

SHRI MATA VAISHNO DEVI UNIVERSITY

Revised result of 17BEC045 Risheesh Bhat of B. Tech (Electronics & Communication Engineering) Batch 2017 2nd Semester upto 5th semester and subsequent declaration of his earlier withheld result from 6th semester to 9th semester

Date: _____

17BEC045	RISHEESH BHAT	4	5.22	0.92	27	* CSL 1021 Introduction to C Programming(3) * ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1) * MTL 1026 Engineering Mathematics-II(3) * PCN 1010 NSS(0)
17BEC045	RISHEESH BHAT	3	5.16	3.6	25	* CSL 1021 Introduction to C Programming(3) * ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1) * MEL 1039 Engineering Graphics with CAD(2) * MTL 1026 Engineering Mathematics-II(3) * PCN 1010 NSS(0)
17BEC045	RISHEESH BHAT	2	5.77	0.95	13	* CSL 1021 Introduction to C Programming(3) * CSP 1021 Programming lab(1) * ECL 1010 Basic Electronics(4) * ECL 1020 Basic Electrical Engineering(3) * ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1) * MEL 1039 Engineering Graphics with CAD(2) * MEP 1115 Workshop(2) * MTL 1026 Engineering Mathematics-II(3) * PCN 1010 NSS(0) * PHL 1011 Fundamentals of Physics(3)

ERRORS & OMISSIONS EXCEPTED

Any query or clarification may be sought from University but within six months of the date of declaration of this result

Sd/-

Sd/-

Sd/-

Sd/-

J. A / S. O (Exam)

AR (Exam)

Faculty Coordinator

Faculty I/c Exam